

PRELIMINARY AMENDMENT

Serial Number: 09/883,795

Filing Date: June 18, 2001

Title: DEAPROM AND TRANSISTOR WITH GALLIUM NITRIDE OR GALLIUM ALUMINUM NITRIDE GATE

Page 2

Dkt: 303,355US4

30. (New) The method of claim 24 wherein:

forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and

further comprising:

forming a silicon dioxide (SiO₂) intergate insulator on the floating gate; and

forming a control gate on the intergate insulator.

31. (New) The method of claim 24 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH₃) source gases and a hydrogen (H₂) carrier gas at atmospheric pressure.

32. (New) A method of forming a floating gate transistor comprising:

forming a gate insulator comprising silicon dioxide (SiO₂) on a substrate; and

forming a floating gate on the gate insulator, the floating gate comprising gallium nitride (GaN) or gallium aluminum nitride (GaAlN).

33. (New) The method of claim 32 wherein:

forming a gate insulator further comprises forming the gate insulator on the substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and

further comprising:

forming a source region and a drain region in the substrate;

forming a silicon dioxide (SiO₂) intergate insulator on the floating gate; and

forming a control gate on the intergate insulator.

PRELIMINARY AMENDMENT

Serial Number: 09/883,795

Filing Date: June 18, 2001

Title: DEAPROM AND TRANSISTOR WITH GALLIUM NITRIDE OR GALLIUM ALUMINUM NITRIDE GATE

Page 3

Dkt: 303,355US4

34. (New) The method of claim 32 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).

35. (New) The method of claim 32 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH₃) source gases and a hydrogen (H₂) carrier gas at atmospheric pressure.

36. (New) The method of claim 32 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).

37. (New) A method of forming a floating gate transistor comprising:
forming a source region and a drain region in a substrate;
forming a gate insulator comprising silicon dioxide (SiO₂) on a channel region in the substrate between the source region and the drain region; and
forming a floating gate on the gate insulator, the floating gate comprising gallium nitride (GaN) or gallium aluminum nitride (GaAlN).

38. (New) The method of claim 37 wherein:
forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and
further comprising:
forming a silicon dioxide (SiO₂) intergate insulator on the floating gate, and
forming a control gate on the intergate insulator.

39. (New) The method of claim 37 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).

40. (New) The method of claim 37 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH₃) source gases and a hydrogen (H₂) carrier gas at atmospheric pressure.

41. (New) The method of claim 37 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).

42. (New) A method of forming a floating gate transistor comprising:
forming a source region and a drain region in a substrate;
forming a gate insulator comprising silicon dioxide (SiO₂) on a channel region in the substrate between the source region and the drain region;
forming a floating gate on the gate insulator, the floating gate comprising gallium nitride (GaN) or gallium aluminum nitride (GaAlN);
forming an intergate insulator on the floating gate; and
forming a control gate on the intergate insulator.

43. (New) The method of claim 42 wherein:
forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond, and
forming an intergate insulator comprises forming a silicon dioxide (SiO₂) intergate insulator on the floating gate.

44. (New) The method of claim 42 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).

45. (New) The method of claim 42 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH₃) source gases and a hydrogen (H₂) carrier gas at atmospheric pressure.

46. (New) The method of claim 42 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).

47. (New) A method of forming a floating gate transistor comprising:
forming a gate insulator on a substrate; and
forming a floating gate on the gate insulator, the floating gate comprising gallium aluminum nitride (GaAlN).

48. (New) The method of claim 47 wherein:
forming a gate insulator further comprises forming the gate insulator comprising silicon dioxide (SiO₂) on the substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and
further comprising:
forming a source region and a drain region in the substrate;
forming a silicon dioxide (SiO₂) intergate insulator on the floating gate, and
forming a control gate on the intergate insulator.

49. (New) The method of claim 47 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).

50. (New) The method of claim 47 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH₃) source gases and a hydrogen (H₂) carrier gas at atmospheric pressure.

51. (New) The method of claim 47 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).

52. (New) A method of forming a floating gate transistor comprising:
forming a source region and a drain region in a substrate;
forming a gate insulator on a channel region in the substrate between the source region and the drain region; and
forming a floating gate on the gate insulator, the floating gate comprising gallium aluminum nitride (GaAlN).

53. (New) The method of claim 52 wherein:
forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond;
forming a gate insulator further comprises forming the gate insulator comprising silicon dioxide (SiO₂); and
further comprising:
forming a silicon dioxide (SiO₂) intergate insulator on the floating gate; and
forming a control gate on the intergate insulator.

54. (New) The method of claim 52 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).

55. (New) The method of claim 52 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH₃) source gases and a hydrogen (H₂) carrier gas at atmospheric pressure.

56. (New) The method of claim 52 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).

57. (New) A method of forming a floating gate transistor comprising:
forming a source region and a drain region in a substrate;
forming a gate insulator on a channel region in the substrate between the source region and the drain region;
forming a floating gate on the gate insulator, the floating gate comprising gallium aluminum nitride (GaAlN);
forming an intergate insulator on the floating gate; and
forming a control gate on the intergate insulator.

58. (New) The method of claim 57 wherein:
forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond, and
forming a gate insulator further comprises forming the gate insulator comprising silicon dioxide (SiO₂); and
forming an intergate insulator comprises forming a silicon dioxide (SiO₂) intergate insulator on the floating gate.

PRELIMINARY AMENDMENT

Serial Number: 09/883,795

Filing Date: June 18, 2001

Title: DEAPROM AND TRANSISTOR WITH GALLIUM NITRIDE OR GALLIUM ALUMINUM NITRIDE GATE

Page 8

Dkt: 303.355US4

59. (New) The method of claim 57 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).

60. (New) The method of claim 57 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH₃) source gases and a hydrogen (H₂) carrier gas at atmospheric pressure.

61. (New) The method of claim 57 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).

Respectfully submitted.


LEONARD FORBES ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 373-6973

Date 18 September 2001

By


Robert E. Mates
Reg. No. 35,271

CERTIFICATE UNDER 37 CFR 1.8 The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner of Patents, Washington, D.C. 20231, on this 18th day of September, 2001

Name

Amy Moriaty

Signature

Amy Moriaty